Differences

This shows you the differences between two versions of the page.

--- projects:hifi:retrofitting_coaxial_spdif_out [2022/09/23 01:48] – admin
+++ projects:hifi:retrofitting_coaxial_spdif_out [2024/10/24 12:41] (current) – admin
@@ Line 1: / Line 1: @@
 ====== Retrofitting coaxial spdif out ======
-This page describes how to add to a device with has already an optical spdif output a coaxial spdif output as well.
+This page describes how to add to a device which has already an optical spdif output a coaxial spdif output.
 The modification described on this page is to add a coaxial spdif output to a Sony MDS-JE520 MiniDisc deck. Although it contains both an optical and coaxial spdif input, it only contains an optical spdif output. The lack of a coaxial spdif output is inconvenient and this modification mitigates that.
@@ Line 11: / Line 11: @@
 ==== Some theory: Impedance matching for a resistor voltage divider network ====
-S/PDIF signals are defined in IEC 60958-3 (2003)((Digital audio interface, Part 3)). The output shall have a substantial resistive impedance of $(75\ \pm\ 15) (\Omega)$ when measured at frequencies from 0.1 MHz to 128 times the maximum frame rate, which equals to about 5.6 MHz with a sample rate of 44.1 kHz. The signal amplitude shall be $(0.5\ \pm\ 0.1 ) {\text V}$ peak-to-peak, when measured across a $(75\ \pm\ 0.75) (\Omega)$ resistor connected to the output terminals, without any interconnecting cable present.
+The complete schematic drawing of the interface is given below:
-Based on the definition above, we have two considerations to take into account: (1) Adapt the output voltage to match the 0.5 v and (2) make sure the output impedance matches $75\ \Omega$.
+| {{ :projects:hifi:schematic_kicad.png?direct&500 |}} |
+|  //Schematic of spdif coax interface//  |
-[schematic]
+The schematic is in essence an impedance matched voltage divider. Since the transformer ([[https://www.lundahltransformers.com/wp-content/uploads/datasheets/1572_1573_1589.pdf|Lundahl 1572]]) has a 1:1 ratio, the signal is AC only and the three inverter driver outputs U1A, U1B and U1C are all identical, the schematic can be simplified for calculation.
+S/PDIF signals are defined in IEC 60958-3 (2003)((Digital audio interface, Part 3)). The output shall have a substantial resistive impedance of $(75\ \pm\ 15) (\Omega)$ when measured at frequencies from 0.1 MHz to 128 times the maximum frame rate, which equals to about 5.6 MHz for a sample rate of 44.1 kHz. The signal amplitude shall be $(0.5\ \pm\ 0.1 ) {\text V}$ peak-to-peak, when measured across a $(75\ \pm\ 0.75) (\Omega)$ resistor connected to the output terminals, without any interconnecting cable present.
+Based on the definition above, we have two considerations to take into account: (1) Adapt the output voltage to match 0.5 v and (2) make sure the output impedance matches $75\ \Omega$. But since the output level is specified at a $75\ \Omega$ load, the actual voltage divider need to double the output, since half of the voltage is dissipated in the load resistor.
 Given the following resistor voltage divider:
@@ Line 72: / Line 77: @@
 Please note that under load, when the impedance is connected to Vout, the voltage measured at Vout will reduce to exactly half the voltage in comparison to when it is open.
+==== Measurements ====
+| {{ :projects:hifi:img_20220921_094333.jpg?direct&400 |}} |
+|  //Measurements//  |

Auditeon

User Tools

Site Tools

Differences

Page Tools